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Supercomputing at scale has become the decisive challenge for users, providers and vendors of
leading supercomputer systems. On next-generation systems, approaching exascale by the end
of the decade, we will be confronted with millions of cores, and the need of massive parallelism.
Beyond aggregating ever larger compute performance also the ability to hold and efficiently
process drastically increasing amounts of data will be key to enable future leading research
facilities for computational science. We report in this article on the evolving supercomputing
infrastructure at Jülich Supercomputing Centre (JSC), research and development activities on
future HPC technologies and architectures as well as on the computational science research and
collaboration with science areas which will require exascale supercomputing in the future.
1 Introduction
In 2005 the Jülich Supercomputing Centre (JSC) started it’s dual system strategy to most
efficiently serve the application portfolio of the users of the Jülich Research Centre, the
John von Neumann Institute for Computing in Germany and since mid of 2010 the Part-
nership for Advanced Computing in Europe (PRACE). Via the German Gauß Centre for
Supercomputing in 2009 a first milestone was reached with the installation of the IBM
BlueGene/P system named JUGENE as highly scaling system (294,912 cores) and JU-
ROPA (25,000 Intel Nehalem CPU cores) as highly flexible, general-purpose cluster sys-
tem.
This dual system strategy has been carried forward end of 2012 with the installation
of a new highly scaling, 28 rack IBM Blue Gene/Q system named JUQUEEN entering the
TOP500 list at rank 7 world wide and as #1 in Europe (see Sec. 2). With it’s 458,752 cores
more than 1.5 million hardware threads can be executed concurrently by a single applica-
tion. Several applications have been proven to scale to this extent and are now members
in the “JSC High-Q Club” (see Sec. 2.1). The compute system is flanked by a new GPFS
storage system providing for the first time full end-to-end data integrity and a maximum
I/O bandwidth of 200GByte/s. To enable future architectures where non-volatile storage
devices are integrated into the supercomputer to provide even higher bandwidth and sig-
nificantly higher access rates, JSC collaborated with IBM on an active storage subsystem
attached to JUQUEEN (see Sec. 3).
To prepare the next step of replacing the general-purpose system JUROPA by a system
approach of 2 PFlop/s peak performance, a new test cluster called JUROPA-3 has been
installed. The work on future architectures where such clusters are coupled to a booster
comprising tightly coupled many-core devices is continued in the new DEEP-ER project
(see Sec. 5) which extends the ongoing Dynamical Exascale Entry Platform Extended
Reach (DEEP) project. A new exascale lab, the NVIDIA Application Lab, focusses on
another type of many-core architectures, namely GPUs (see Sec. 6).

“Peta GCS” of the German Gauß Centre for Supercomputing.
This translates into a more than five-fold increase of compute performance on
BlueGene available for scientific computing in Jülich, Germany and Europe. A large frac-
tion of it is now available for users of the Gauss Centre for Supercomputing and PRACE.
2.1 The High-Q Club
As scaling up processing pipeline performance by increasing the clock frequency has
reached its limits, performance boosts can only be achieved by scaling-out and increas-
ing parallelism at different levels. From the BlueGene/P to BlueGene/Q the width of the
SIMD vector instruction pipelines doubled and the number of threads per core as well as
the number of cores per node increased by a factor 4.
To help our users in migrating their codes and leveraging the performance on the new
architecture, we organised a first porting and tuning workshop in Spring 20132. Follow-
ing this workshop and to promote the idea of exascale capability computing, we have
established the High-Q Club3, a showcase for codes able to utilise the entire 28-rack
BlueGene/Q machine at JSC. The club members comprise a collection of the highest scal-
ing codes on JUQUEEN, through which we intend to encourage other developers to invest
in tuning and scaling their codes. We want our users to show that they are capable of using
all 458,752 cores, and for example more than 1 million concurrent threads on JUQUEEN.
The diversity of members of the High-Q Club establishes that it is possible to scale real
applications to the complete JUQUEEN using a variety of programming languages and
parallelisation models, demonstrating individual approaches to reach that goal. High-Q
status thus marks an important milestone in application development towards future HPC
systems that envisage even higher core counts.
To qualify for membership, developers should submit evidence of the scalability of
their codes across all available cores. While we currently do not set a strict minimum
efficiency, we do expect the codes to profit from additional cores with an increase in speed.
The benchmark used should also be as close as possible to a production scenario: trivial
kernels or libraries will not be accepted.
At the time of writing this article, the members of the High-Q Club were:
dynQCD
dynQCD is a code for simulations in the field of Lattice Quantum Chromodynamics and
can be used for different fermion actions. The code is developed at the University of
Wuppertal and the Simulation Laboratory for Nuclear and Particle Physics at JSC and is
written in C. The code features hybrid-parallelisation using POSIX threads. Inter-process
communication on BlueGene/Q is done via the low-level System’s Programming Interface
(SPI) by-passing higher-level communication libraries like MPI.
Gysela
Gysela is a GYrokinetic SEmi-LAgrangian code for plasma turbulence simulations devel-
oped at CEA Cadarache. It is, e.g., used in simulations of the electrostatic branch of the
ion temperature gradient turbulence in tokamak plasmas. Gysela is written in Fortran90
and C and uses MPI, OpenMP and POSIX threads for parallelisation.
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JuSPIC
JuSPIC4 is the Jülich Scalable Particle-in-Cell code for fully relativistic plasma simulations
in electromagnetic fields. The non-linear interaction between the fields and the plasma is
described by the relativistic Vlasov equation and Maxwell’s equations. JuSPIC is devel-
oped by the Simulation Laboratory for Plasma Physics at JSC in Fortran using MPI and
OpenMP. Since it is also used to test new architectures and programming models, there
also is a version that uses the StarSs model.
MP2C
The Massively Parallel Multi-Particle Collision Dynamics code (MP2C)5 implements a
hybrid representation of solvated particles in a fluid to simulate soft matter physics and
mesoscopic hydrodynamics. It is developed by the Simulation Laboratory for Molecular
Systems at JSC and is written in Fortran. The parallelisation is based onMPI while scalable
I/O on the full JUQUEEN is achieved by using SIONlib6.
µϕ (muPhi)
µϕ (muPhi)7 combines two packages to model and simulate water flow and solute transport
in porous media. It can be used for the prediction and control of groundwater production,
the assessment of water contamination and becomes more and more important for flood
and climate prediction. Among other parts, the code make use the iterative solver template
library (ISTL) developed at the University of Heidelberg within framework of the DUNE
project. µϕ is written in C++ usingMPI for parallelisation. LikeMP2C it relies on SIONlib
for scalable parallel I/O.
NEST
NEST8 is a simulator for spiking neural network models that focus on the dynamics, size
and structure of neural systems rather than on the exact morphology of individual neu-
rons. It includes over 25 neuron and 10 synapse models and uses a hybrid parallelisation
scheme to perform the computations of the neuron and synapse dynamics. The code is a
development by the NEST initiative in C++, combining MPI and OpenMP.
PEPC
The Pretty Efficient Parallel Coulomb9 solver is used for N-body simulations and was de-
veloped within the Simulation Laboratory for Plasma Physics at JSC. PEPC is not restricted
to a specific force law or physical problem and can thus be applied to different problems,
e.g., beam-plasma interaction, vortex dynamics, gravitational interaction or molecular dy-
namics simulations. The code is written in Fortran 2003 and C and is parallelised using
MPI as well as OpenMP or POSIX threads.
PMG+PFASST
PMG+PFASST10 combines a parallel multigrid solver with a time parallel approxima-
tion scheme to solve ODEs with linear stiff terms. The two parts have been developed at
the Lawrence Berkeley National Lab (PFASST) and the University of Wuppertal (PMG)
and have been coupled to one application by developers from the cross-sectional team
Mathematical Methods and Algorithms at JSC and Universita della Svizzera Italiana.
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PMG+PFASST is written in Fortran 2003 and C. Parallelisation is implemented using MPI
and POSIX threads.
Terra-Neo
Terra-Neo11 is used for modelling earth mantle dynamics. The development team is
built from members of Ludwig-Maximilians-Universität München, Universität Erlangen-
Nürnberg, Regionales Rechenzentrum Erlangen and Technische Universität München. The
interdisciplinary team involves geophysics and algorithmic experts as well as software and
hardware experts to enable the high performance and scalability on future HPC archi-
tectures. The Terra-Neo framework is implemented in C++ and Fortran using MPI and
OpenMP for parallelisation.
waLBerla
waLBerla12 (widely applicable Lattice Boltzmann solver from Erlangen) is a computa-
tional fluid dynamics application. Originally, the waLBerla framework has been centred
around the Lattice Boltzmann method for the simulation of fluid scenarios but in the mean-
time evolved to a code that is also suitable for a wide range of applications based on
structured grids. It is developed in C++ and uses MPI and OpenMP. Accelerator devices
are supported using CUDA and OpenCL.
2.2 GPFS Storage Cluster – JUST
For the storage back-end it is hard to keep pace with the performance increase of the
compute systems. In parallel to the upgrade of the BlueGene/P system JUGENE to the
BlueGene/Q system JUQUEEN the storage cluster JUST3 has been replaced by a new
storage system JUST4. The main goal was to achieve a significant bandwidth improvement
from about 60GByte/s to approximately 200GByte/s. This could only be achieved by a
significant increase of the number of disks which was not straightforward. With both the
number of disks and the capacity per disk increasing standard RAID technology would
not have provided sufficient protection against failures resulting in data loss. With the old
storage systems we observed a disk failure rate of 2-3 disks per week and rebuild times
in the order of 12 hours during which performance could degrade significantly. For this
reason, JSC was the first to install IBM’s GPFS Storage Servers (GSS).
Instead of RAID controllers GSS uses GPFS Native RAID (GNR), which is a software
implementation of storage RAID technologies within GPFS. One key feature of GNR is
the Declustered RAID concept where user data is stored in strips which are grouped in
RAID arrays. The strips are distributed over multiple disks such that even if multiple disks
breaks no data loss occurs. GNR supports 2- and 3-fault-tolerant Reed-Solomon codes and
3-way and 4-way replication. Whenever any of the RAID arrays becomes critical, i.e. when
no further disk failure could be tolerated, GPFS will maximise rebuild priority accepting
performance degradations. Once this critical state is left, rebuild priorities are lowered to
improve performance. Tests have shown that the critical phase of the rebuild lasts only for
a couple of minutes in contrast to 12 hours for classical RAID controllers.
Another key feature of GNR is the support of end-to-end checksums. These checksums
are created and verified at the client which is writing and reading the data, respectively, and
sent over the network together with the data. This significantly reduces the risk of silent
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errors, i.e. errors which are not detected by the storage system itself.
Since September 2013 the GSS storage cluster JUST4 is in production and used to host
two file systems, one scratch file system with 3.2 PBytes and one data file system with
1.9 PBytes dedicated to special, data intense projects.
3 Blue Gene Active Storage
Typical HPC architectures continue to move away from what is called Amdahl’s rule for
a balanced I/O performance: one bit of I/O per second for each instruction per second.
This growing performance gap is becoming more critical as there is a growing number
of applications processing big data volumes. Higher performance in terms of bandwidth
could be achieved by scaling-out to an even larger number of spinning disks. This strategy
is not only limited by cost but also by power and would not be affordable in an exascale
context. Current projections aim for an I/O bandwidth of up to 60 TBytes/s13.
There are several opportunities which will allow to mitigate and overcome this prob-
lem. Firstly, new non-volatile memory technologies while limited in capacity (within an
affordable budget) allow to realise much higher bandwidth plus dramatically higher ac-
cess rates. The latter is an important feature for a large set of data-intensive applications.
The advantages of high-capacity spinning disk storage systems and high-performance non-
volatile memory technologies can be combined in a hierarchical storage architecture as it
was explored by a PRACE prototype at JSC14. Secondly, active storage concepts provide
an opportunity to reduce performance and energy costs of data movement. Active storage
is an architectural concept where processing capabilities and storage are integrated.
Such a concept has been realised for JUQUEEN by Blue Gene Active Storage
(BGAS)15. A BGAS node comprises a standard BlueGene/Q I/O node as well as a PCIe
card which integrates 2 TBytes of storage plus network ports towards external, large-
capacity storage systems. Each of these nodes is connected by 2 network links to the
BlueGene/Q compute nodes, 6 network links to the neighbouring BGAS nodes within a
3-dimensional torus network and 2 10-GbE links to the external large capacity storage
cluster JUST. The high bi-sectional bandwidth provided by this torus network enables fast
movement of the data within the active storage system.
The various ways on how applications can efficiently use such a system are still to be
explored. The architecture can, e.g., be used for post-processing data generated during
large-scale simulations. In this case, the high bandwidth is exploited to write out huge
amounts of data which is post-processed within the active storage system. Only a resulting,
significantly reduced set of data is finally written to the external storage. Another option is
to use such a system for multi-pass analysis, where massively parallel applications perform
a large number of random read accesses to data sets loaded into the active storage system.
Yet another option is the use of the fast storage to temporarily hold data which does not fit
into the compute nodes main memory.
The BGAS system attached to JUQUEEN is the result of a cooperation with IBM in
the framework of the Exascale Innovation Centre (EIC).
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Figure 2. Fat-tree topology of FDR Infiniband fabric.
4 JUROPA-3
In order to prepare for a future replacement of the JUROPA HPC production system, a
prototype system called JUROPA-3 has been installed at JSC in April 2013. JUROPA-3 is
the outcome of a cooperation of JSC, ParTec Cluster Competence Center and T-Platforms,
aiming at the development of solutions for fundamental questions in large-scale cluster
computing. Topics like application check-point/restart, end-to-end data integrity, network
topology, failure prediction and energy efficiency are addressed in this cooperation.
JUROPA-3 comprises 60 compute nodes, each equipped with 2 Intel Xeon E5-2650
CPUs (Sandy Bridge-EP) providing a total of 960 processor cores with a peak performance
of 15.3 TFlops. In addition, 4 compute nodes are each enhanced with 2 NVIDIA Tesla
K20X GPUs and another 4 nodes with 2 Intel Xeon Phi 5110P co-processors each. The
co-processors amount to an extra performance of 18.5 TFlops peak. The compute nodes,
the server nodes and the storage components of the cluster are connected by a 56Gbit/s In-
finiband network (FDR) with fat-tree topology providing high communication bandwidth
for parallel applications and I/O (see Fig. 2).
JUROPA-3 uses the same hierarchical system structure with master nodes, administra-
tive nodes and compute nodes like the current JUROPA production cluster. Several modifi-
cations and enhancements in JUROPA-3, however, are subject to further development and
testing:
• Scientific Linux is used as the basic operating system combined with ParTec’s
ParaStation software for cluster management.
• The majority of compute nodes run in diskless operation mode.
• 8 compute nodes include additional local disks for checkpoint/restart development.
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• 16 fat nodes possess an increased amount of main memory (256 GB and 128 GB,
respectively) which allow for production runs of structural mechanics applications.
• A small storage area (2 server nodes, 60 TB disk space) is dedicated to the devel-
opment and testing of future Lustre parallel file system versions and end-to-end data
integrity enhancements.
• A GPFS gateway node with Infiniband HCA on one side and 4x10 GbE on the other
side provides for connectivity between JUROPA-3 and JSC’s file server JUST4. GPFS
is mounted in addition to Lustre on all cluster nodes and serves as the main file system
for home and scratch data.
• The SLURM resource manager will be integrated with ParaStation and be used for
job management and control.
5 DEEP – Extended Reach (DEEP-ER)
Multiple challenges have to be overcome to make exascale computing possible by the
end of the decade. Simply scaling up today’s HPC concepts and technology will not be
sufficient: the overall power consumption must be drastically reduced; applications will
have to be modified to scale up and extract performance from systems with millions of
cores; resiliency methods must be developed to deal with the reduced mean time to failure
(MTTF); and additional layers in the memory hierarchy are needed to reduce the increasing
gap between the growing compute performance and the limited bandwidth of both memory
and storage.
Two of the above mentioned exascale challenges (concurrency and power consump-
tion) are addressed in the DEEP project16,17. The novel DEEP architecture combines the
high scalability of dedicated massively parallel systems with the ubiquity and cost effec-
tiveness of commercial off-the-shelf HPC clusters. Its straightforward, scalable program-
ming model allows applications to run their code parts with different scalability charac-
teristics on the part of the system best suited to them. Furthermore, DEEP’s direct warm
water-cooling concept and the use of many-core processors reduces drastically the overall
energy consumption.
The DEEP architecture will be substantially extended with resiliency, memory hierar-
chies and I/O functionalities in the new project ”DEEP – Extended Reach” (DEEP-ER)18.
The improvement in performance and power efficiency when using emerging memory
technologies such as non-volatile memory (NVM) and memory attached to the network
(NAM) will be explored. A prototype will be built and scientific applications will be
ported to demonstrate the achieved improvements in scalability, parallel I/O efficiency,
and system reliability.
In the DEEP-ER prototype (see Fig. 3) the computing power at the Booster Nodes (BN)
will be provided by the second generation of Intel Xeon Phi. At the BNs, NVM devices
represent one further level of memory hierarchy additional to the existent processor’s main
memory. NVM allows for much larger memory sizes than DRAM and can be globally
accessible from any part of the DEEP-ER prototype. A uniform high-speed interconnect
will run across Cluster and Booster. NAM nodes attached to it will provide access to a
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ory devices, such as NVM or NAM. FhGFS will use these devices to build independent
units of cache groups for subsets of nodes, allowing the nodes in one group to perform
certain I/O operations without being influenced by ongoing I/O operations in other groups.
Additionally, efficient access to the storage subsystem at different levels of abstraction
will be provided by APIs originating from FhGFS itself, the parallel I/O library SIONlib6,
and the software developed by Exascale I/O Workgroup EIOW20, respectively. DEEP-ER
will investigate their respective performance in comparative benchmarks.
Finally, to provide application developers convenient means to identify potential bot-
tlenecks in the application I/O path, new storage management extensions will be integrated
with the corresponding cluster management tools. New monitoring extensions (such as de-
tailed live statistics or profiling capabilities) will be also added to the system. In this way
the full potential of the DEEP-ER concept will be leveraged to match the storage access
performance with the available compute power.
5.2 Resiliency
Employing the capabilities provided by the described I/O architecture and the characteris-
tics of DEEP’s programming model, a dual-approach resiliency concept (see Fig. 5) will
be developed. It combines an application-based multi-level checkpoint/restart mechanism
with a less intrusive scheme for task-controlled recovering from component failures.
The first approach will provide a common framework to store, identify, validate and
reload checkpoints from multiple levels of the memory hierarchy. The performance of lo-
cal NVM memory will be exploited for frequent (cheap/local) checkpoints and NAM and
permanent parallel I/O storage for less frequent, (expensive/global) ones. A common re-
siliency abstraction layer will implement all commonmechanisms required to write, locate,
test and read checkpoints to the multi-levels of the checkpoint/restart subsystem, allowing
for a transparent use of its functionality.
The second approach is based on OmpSs21. The OmpSs task-based programming
model decomposes an application into stateless tasks arranged in a directed acyclic graph
(DAG) representing the dependencies between these tasks. The OmpSs runtime system
can detect a single task or a set of tasks failing because of a system fault, and it can then
transparently re-execute these tasks from their respective beginnings. OmpSs’ concept of
stateless tasks was already extended in DEEP by identifying highly scalable code parts to
be offloaded to the Booster as tasks, too. These coarse-grain tasks potentially run on many
processors for a considerable amount of time. Re-executing them from the beginning for
fault recovery would be a waste of resources.
Therefore, DEEP-ER combines the resiliency enhancements achieved by restarting sin-
gle tasks with the possibility to write checkpoints within such parallel tasks. In case a
coarse-grain task is being restarted by the task-controlled mechanism, checkpoints stored
in DEEP-ER’s multi-level system can be loaded to recover the most recent task state. Ad-
ditional OmpSs annotations can be used by the application developer to identify the data
required to be written at the checkpoint in a straightforward way. Furthermore, OmpSs
might be used to enable a new class of checkpoints on a runtime-system-level, using the
DAG to identify a synchronised state of the overall application.
Systems using the DEEP-ER developments will be able to run more applications in-
creasing scientific throughput, and the loss of computational work through system failures
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will be substantially reduced. Within the project, seven grand-challenge HPC applications
will be optimised demonstrating the usability, performance and resiliency of the DEEP-ER
Prototype. They will set the scale for the checkpoint/restart and I/O capabilities developed
within the project. The DEEP-ER project started in October 2013 and will last three years.
It is led by the Jülich Supercomputing Centre and brings together a total of 14 partners
coming from both research and industry, including four PRACE supercomputing centres.
6 NVIDIA Application Lab at Jülich
Exploiting the performance of thousands of simple cores running at a low clock speed has
the potential to significantly improve energy efficiency. This is, e.g., the case for applica-
tions where dense matrix operations dominate, like in the Linpack benchmark. This helped
GPU accelerated systems to reach top positions in the Green500 list22, the list of the most
power-efficient HPC systems. To enable more applications to use GPUs is one of the key
goals of the NVIDIA Application Lab in Jülich. This lab has been established in summer
2012. Since then it has built-up a broad application portfolio encompassing computational
neuroscience, high-energy physics, radio astronomy, data analytics and others.
Another focus of the Lab is the parallelisation of applications on multiple GPUs. Not
only aggregation of more compute performance but also the need for more memory ca-
pacity are reasons for using multiple GPUs. For the application developers this means that
beyond the significant amount of parallelism at device level, an additional level of paral-
lelism needs to be managed. For an application of the Jülich Institute for Neuroscience
and Medicine (INM-1) called JuBrain, several parallelisation strategies have been inves-
tigated and tested23. As part of an attempt to assemble a realistic, 3-dimensional model
of the human brain, images of brain cuts have to be mapped onto each other. This image
registration task involves repeated executions of a compute intensive kernel to calculate the
mutual information metric. While low-resolution images can be processed using a single
GPU, the available device memory is too small to hold high-resolution images.
JuBrain is only one of several data-intensive applications explored within the Lab. It
could also be shown that density cluster analysis can be performed very efficiently on
recent generations of GPUs24. Cluster analysis aims on the identification of regions of
similar objects in a multi-dimensional data set. It is a standard method of data analytics
which can, e.g., be applied to protein folding simulation data. A significant speed-up of
this analysis enables interactive processing of large data sets.
7 Human Brain Project
In January 2013, the European Commission selected the Human Brain Project (HBP) as
one of two large-scale initiatives out of six candidates to receive significant funding through
the EU’s new Future and Emerging Technologies (FET) Flagship Programme, starting Oc-
tober 2013. The 2.5-year ramp-up phase of the project (until March 2016), which is funded
by the EU’s 7th Framework Programme, will be followed by a – partially overlapping –
operational phase under the upcoming next framework programme, Horizon 2020. Fed-
erating more than 80 European and international research institutions (with more partners
joining the consortium later on through a Competitive Call Programme) under the lead of
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Henry Markram from the Swiss Ecole Polytechnique Fédérale de Lausanne (EPFL), the
HBP as a whole is planned to last ten years and estimated to cost one billion Euros.
The goal of the HBP is to collect all existing knowledge about the human brain and
to reconstruct the brain, piece by piece, in multi-scale models and supercomputer-based
simulations of these models. The resulting “virtual human brain” offers the prospect of
a fundamentally new understanding of the brain and its diseases and of novel, brain-like
computing technologies.
To reach this goal, the HBP will build a European research infrastructure consisting
of six ICT (Information & Communication Technology) Platforms, dedicated respectively
to Neuroinformatics, Medical Informatics, Brain Simulation, Neuromorphic Computing,
Neurorobotics, and High-Performance Computing. Together, these platforms will make
it possible to federate neuroscience data from around the world, to integrate the data in
unifying models and simulations of the brain, to validate the results against empirical data,
and to make them available to the scientific community. The resulting knowledge on the
structure and connectivity of the brain will open up new perspectives for the development
of “neuromorphic” computing systems incorporating unique characteristics of the brain
such as energy-efficiency, fault-tolerance and the ability to learn. The HBP’s models and
simulations will enable neuroscientists to carry out in silico experiments on the virtual
human brain that cannot be done in vivo for practical or ethical reasons.
Jülich plays a key role in the HBP as it contributes to the project a unique combination
of expertise and infrastructure in the two relevant fields neuroscience and supercomputing.
The increasingly close cooperation of the two research areas in Jülich becomes manifest
in the joint activities of the Institute of Neuroscience and Medicine and the JSC within the
Helmholtz Portfolio Theme Supercomputing and Modelling for the Human Brain and, in
particular, within the new Simulation Lab Neuroscience. In fact, in the HBP, Jülich leads
important subprojects in both neuroscience (“Strategic Human Brain Data”) and supercom-
puting (“The High-Performance Computing Platform”). In addition, Jülich researchers are
work package or task leaders in other subprojects (Brain Simulation, Neuroinformatics,
Theory).
The task of the HBP’s HPC Platform subproject is to build the supercomputing and
data hard- and software infrastructure required to run cellular brain model simulations of
the size of a full human brain, and to make this infrastructure available to the consortium
and the wider community. Central element of the HPC Platform is the HBP Supercom-
puter, the project’s main production system, which will be built in stages to arrive at the
exascale capability needed for cellular simulations of the complete human brain towards
the end of the decade. It will be the task of the JSC to develop, deploy and operate the
HBP Supercomputer in Jülich as the future European HPC Facility for brain research.
Jülich will work with HPC industry in the ramp-up phase to arrive at suitable, innovative
HPC solutions meeting the specific requirements of the HBP (such as large memory and
interactivity), and to lay the technological foundation for the subsequent procurement of
a pre-exascale machine in the next phase of the project. The interactive supercomputing
capabilities that will be developed for the HBP will be invaluable not only for neuroscience
but also for a broad range of other applications in the life sciences and elsewhere (e.g., in
civil security research). While the HBP is poised to become the main driver for the future
development of high-performance computing at JSC, the breadth of applications involved
and their requirements will warrant the usability of the HBP Supercomputer for many other
fields, too.
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Besides the main HBP Supercomputer at Jülich the HBP’s HPC Platform will consist
of a smaller software development system at CSCS (Lugano, Switzerland), a system for
molecular-level simulations at BSC (Barcelona, Spain), and a system for massive data an-
alytics at CINECA (Bologna, Italy). During the ramp-up phase of the project, the HBP
will negotiate with further PRACE Tier-0 institutions that have expressed their interest in
adding in-kind support to the Platform. A high priority goal is to establish a PRACE com-
munity access programme, also to be negotiated in the ramp-up phase. This would allow
access to the Tier-0 capability of the HPC Platform, reviewed by the HBP’s International
Access Board, via PRACE services.
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